

CPU Instruction Opcode Bit Encoding

The remainder of this Appendix presents the opcode bit encoding for the CPU instruction set (ISA and extensions), as implemented by the R4000. Figure A-2 lists the R4000 Opcode Bit Encoding.

		Opcode							
		28...26							
31...29		0	1	2	3	4	5	6	7
0		SPECIAL	REGIMM	J	JAL	BEQ	BNE	BLEZ	BGTZ
1		ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2		COP0	COP1	COP2	*	BEQL	BNEL	BLEZL	BGTZL
3		DADD _ε	DADDIU _ε	LDL _ε	LDR _ε	*	*	*	*
4		LB	LH	LWL	LW	LBU	LHU	LWR	LWU _ε
5		SB	SH	SWL	SW	SDL _ε	SDR _ε	SWR	CACHE δ
6		LL	LWC1	LWC2	*	LLD _ε	LDC1	LDC2	LD _ε
7		SC	SWC1	SWC2	*	SCD _ε	SDC1	SDC2	SD _ε
		SPECIAL function							
		2...0							
5...3		0	1	2	3	4	5	6	7
0		SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV
1		JR	JALR	*	*	SYSCALL	BREAK	*	SYNC
2		MFHI	MTHI	MFLO	MTLO	DSLLV _ε	*	DSRLV _ε	DSRAV _ε
3		MULT	MULTU	DIV	DIVU	DMULT _ε	DMULTU _ε	DDIV _ε	DDIVU _ε
4		ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5		*	*	SLT	SLTU	DADD _ε	DADDU _ε	DSUB _ε	DSUBU _ε
6		TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*
7		DSLL _ε	*	DSRL _ε	DSRA _ε	DSLL32 _ε	*	DSRL32 _ε	DSRA32 _ε
		REGIMM rt							
		18...16							
20...19		0	1	2	3	4	5	6	7
0		BLTZ	BGEZ	BLTZL	BGEZL	*	*	*	*
1		TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*
2		BLTZAL	BGEZAL	BLTZALL	BGEZALL	*	*	*	*
3		*	*	*	*	*	*	*	*
		COPz rs							
		23...21							
25, 24		0	1	2	3	4	5	6	7
0		MF	DMF _ε	CF	γ	MT	DMT _ε	CT	γ
1		BC	γ	γ	γ	γ	γ	γ	γ
2		CO							
3									

Figure A-2 R4000 Opcode Bit Encoding

		COPz rt							
		18...16							
20...19		0	1	2	3	4	5	6	7
	0	BCF	BCT	BCFL	BCTL	γ	γ	γ	γ
	1	γ	γ	γ	γ	γ	γ	γ	γ
	2	γ	γ	γ	γ	γ	γ	γ	γ
	3	γ	γ	γ	γ	γ	γ	γ	γ

		CPO Function							
		2...0							
5...3		0	1	2	3	4	5	6	7
	0	φ	TLBR	TLBWI	φ	φ	φ	TLBWR	φ
	1	TLBP	φ	φ	φ	φ	φ	φ	φ
	2	ξ	φ	φ	φ	φ	φ	φ	φ
	3	ERET χ	φ	φ	φ	φ	φ	φ	φ
	0	φ	φ	φ	φ	φ	φ	φ	φ
	1	φ	φ	φ	φ	φ	φ	φ	φ
	2	φ	φ	φ	φ	φ	φ	φ	φ
	3	φ	φ	φ	φ	φ	φ	φ	φ

Figure A-2 (cont.) R4000 Opcode Bit Encoding

Key:

- * Operation codes marked with an asterisk cause reserved instruction exceptions in all current implementations and are reserved for future versions of the architecture.
- γ Operation codes marked with a gamma cause a reserved instruction exception. They are reserved for future versions of the architecture.
- δ Operation codes marked with a delta are valid only for R4000 processors with CPO enabled, and cause a reserved instruction exception on other processors.
- φ Operation codes marked with a phi are invalid but do not cause reserved instruction exceptions in R4000 implementations.
- ξ Operation codes marked with a xi cause a reserved instruction exception on R4000 processors.
- χ Operation codes marked with a chi are valid only on R4000.
- ε Operation codes marked with epsilon are valid when the processor is operating either in the Kernel mode or in the 64-bit non-Kernel (User or Supervisor) mode. These instructions cause a reserved instruction exception if 64-bit operation is not enabled in User or Supervisor mode.